Abstract -This paper studies the routing problem for a new Field-Programmable Gate Array (FPGA) and Field-Programmable Interconnect Chip (FPIC) routing architecture which improves upon the one proposed in [9] by providing continuing switches along the horizontal and vertical wire segments. The addition of continuing switches leads to higher routability and better timing performance than that for the routing architecture in [9] . A two-phase routing algorithm for the new routing architecture is developed. Both the initial routing phase and the rip-up and reroute phase employ a dynamic programming technique. The rip-up and reroute phase can also be applied to the segmented channel routing problem for row-based FPGA routing structures. Experimental results show that routability is improved dramatically and the number of active programmable switches in connecting paths and the total number of programmable switches are reduced, when compared with the results in [9] and [3] . The running time of the algorithm is less than 7 seconds for each o f v e industrial circuits.
Introduction
Unlike conventional mask-programmable gate arrays, FPGAs use programmable switches in the connecting paths. The ON/OFF status of each programmable switch is programmed by the user without going through the foundry facility. T o implement circuits that cannot be tted on a single FPGA, FPIC was introduced [2, 6] . A large circuit is divided into several parts, and each part is implemented on an FPGA. These FPGAs are then interconnected on a printed circuit board using an FPIC. Fig. 1 shows the conventional two-dimensional FPGA/FPIC routing architecture proposed in [3, 4, 8, 11] which contains only wire segments of unit length. Each square represents a logic block implementing logic functions in the case of FPGA and represents an I/O pin in the case of FPIC. The terminals of a block are connected to wire segments called terminal segments. T erminal segments are connected to wire segments in the routing channel through programmable switches at their intersections which are shown as black circles in Fig.  1 . A programmable switch is said to be active, if its status is ON or is conducting. The switch matrix is used to connect wire segments in the horizontal and vertical channels. In the switch matrix, each wire segment can be connected to a subset of the wire segments on the other sides of the matrix. A routing example of a 2-terminal net is shown in bold lines in the connecting path, six of them are in switch matrices and each of the remaining two connects a terminal segment t o a wire segment in a routing channel. Since the number of active programmable switches in a connecting path is equal to the length of the path (minus one), there will be substantial routing delay in the path. To improve upon the situation, the recently-developed Xilinx XC4000 series provides double-length wire segments which are twice as long as unit-length wire segments. However, the variety of wire segments of dierent lengths is still very limited.
A new FPGA/FPIC routing architecture that allows a larger variety of wire segments of dierent lengths was proposed [9] . Programmable switches are available only at some of the intersections between horizontal and vertical wire segments. In this routing architecture, a signal passes through an active programmable switch only when making a turn, whereas in the conventional FPGA routing architecture there is an active switch i n e a c h unit length. Consequently, signal delay is reduced dramatically. Programmable switches provided to allow routing paths to make turns are called turning switches. An example of the routing architecture is shown in Fig. 2 . A routing example for the same 2-terminal net in Fig. 1 is also depicted. Note that only seven turning switches are active in the connecting path, compared with eight switches used in Fig.  1 . Nevertheless, low routability is a main drawback of this routing architecture, although asymptotically it has been shown to be as ecient as conventional routing architecture with free tracks. In this paper, we propose a routing architecture which improves upon the routability b y adding programmable switches between two horizontal (or vertical) wire segments which can be programmed to connect two horizontal (or vertical) wire segments to form a longer horizontal (or vertical) segments. Programmable switches for this purpose are called continuing switches. Fig. 3 depicts our new routing architecture corresponding to that in Fig. 2 with the continuing switches shown as white circles. The dotted squares can be viewed as switch matrices in the conventional FPGA/FPIC architecture, except that segments can pass through them without activating any programmable switch. The same 2-terminal net in Fig. 1 and 2 is routed passing through ve switches, two of them are continuing switches and the other three are turning switches. It is easy to see that any routing path in Fig.  2 can also be found in Fig. 3 , since all routing resource in Fig. 2 is retained in Fig. 3 . Moreover, the usage of continuing switches usually reduces the number of turns in the routing path and results in either a shorter path or a path with fewer active switches. Therefore, introduction of continuing switches not only enhances the routability, but also decreases the number of active switches in the interconnecting routes, and thus, the routing delay.
A routing algorithm
The rst step of our algorithm is to nd a conventional two-dimensional global routing solution which satises the capacity constraints in the channels. A global routing solution not only ensures an even distribution of the nets in the routing channels to avoid congestion but also reduces the complexity of the overall routing problem. Note that the global routing step is not appropriate for the architecture proposed in [9] where there is no continuing switch i n t h e routing architecture. The very limited amount of routing resource in this architecture makes the capacity constraint a w eak necessary condition for achieving a detailed routing solution in most cases. That is, a global routing solution satisfying the capacity constraint often does not lead to a detailed routing solution. Fig. 2 shows an example of such a scenario. The polygon with dashed-line boundary is a given global route for net 3. In the absence of continuing switches, we cannot nd a detailed route corresponding to the given global route. However, with continuing switches, a detailed route for net 3 can be found easily as shown in Fig. 3 .
Our algorithm for nding a detailed route corresponding to a given global route consists of two phases. In the rst phase, we process the nets one at a time and a polynomial time algorithm is used to nd an optimal detailed route for each net. When an unroutable net is encountered, a polynomial time rip-up and reroute algorithm is used in the second phase to resolve the conict. We assume that a route cannot change track i n a c hannel. From a practical point of view, changing track activates more turning transistors which degrades the timing performance. Moreover, the net will occupy more wire segments in the same channel, and thus, increases the possibility of blocking other nets. Note, however, that our algorithm can nonetheless be extended to handle the case in which track c hanging is allowed.
An optimal single-net routing algorithm
Suppose we are given a net and its global route as depicted in Fig. 4(a) where the global route is shown as a dashed polygon. We can represent these information using a twodimensional grid as follows : Each grid point corresponds to a switch matrix and each grid edge (u; v) corresponds to the channel between the two switch matrices corresponding to u and v. Each rectangular region corresponds to a logic block, the terminals of which are represented by points in the region. There is a short edge, corresponding to a terminal segment, which connects a terminal to a grid edge corresponding to a channel. A global route is represented by a tree containing short edges and grid edges. We call such a t w o-dimensional grid representation of a global route a channel representation. Fig. 4(b) shows the channel representation of the global route of net 3 in 4(a). It is not hard to see that the number of detailed routes for a given global route can grow exponentially with respect to the number of terminals. Among these detailed routes, we w ant to determine one with minimum cost. The cost is dened as a weighted sum of the cost of active programmable switches and the cost of wire segments in the route. The cost of a wire segment i s a w eighted measure of the delay associated with the wire segment and how m uch the segment i s in demand for routing. The cost of an active programmable switch is the time delay i t i n troduces. If there is no turning switch located at the intersection of a horizontal track and a v ertical track in a switch matrix, we can conceptually assume that there is one with innite cost at the intersection. Therefore, we shall assume that there is a turning switch a t each i n tersection of a horizontal track and a vertical track in a switch matrix in the rest of this section. Also, we set the cost of any wire segment, turning switch, or continuing switch to be innity, when it is occupied by a net processed before.
Given the channel representation of a global route, we decompose the channel representation into maximal line segments. A maximal line segment is a line segment that is not properly contained in any other line segment i n t h e c hannel representation. For example, the line segment b et w een the two arrows in Fig Fig. 4 to denote the maximal line segment corresponding to w. For a maximal line segment h, w e use r(h) to denote the channel that contains h. Also, we use l 1 (h) to denote the node w of T such that l(w) = h . I f w is a leaf in T, then r(l(w)) is a terminal segment. If w is an internal node of T, r(l(w)) is the channel which contains the maximal line segment l(w).
Given T, the routing problem becomes that of choosing a track i n r ( l ( w )) for the detailed route of the maximal line segment l(w), for each w 2 T. Suppose we h a v e c hosen a track for the maximal line segment l(w), for each w 2 T.
Then, we can compute the cost of a subtree in T, rooted at a node, say s, b y adding the costs of the wire segments used in the route for the maximal line segment l(w), for each descendant w of s, and the costs of all turning switches and continuing switches used in the route. (We assume a node in a rooted tree to be a descendant of itself.)
Suppose that there are t tracks in each c hannel. We use C s j to denote the minimum cost of the route for the entire subtree rooted at s, with track j, 1 j t , being chosen for the route of l(s). We call C s j , for each j such that 1 j t, a C-cost of s. In the case that s is a leaf, the cost of the subtree rooted at s is simply the cost of a terminal segment. In this case, we can conceptually assume that there are t terminal segments the terminal is connected to and then C s j , for 1 j t, i s w ell-dened. In the case that s is an internal node of T, let v1; v 2 ; : : : ; v ndenote the children of s in T. Then, we h a v e the following recurrence equation: To analyze the time complexity of our algorithm, we observe that there are m nodes in T and for each node there are t C-costs to be computed, one for each track. To compute the C-cost of a node for a track using the formula described above, we need to use the costs of the wire segments along this track and the C-costs of its children for this track. The number of all these variables is O(p + kt), where k is numb e r o f c hildren of the node considered and it is at most m. Therefore, the time complexity stated in the theorem follows.
rip-up and reroute
Since the global router tries to avoid congestion by distributing the global routes evenly in the channels, it is likely that the detailed routing algorithm presented in the previous subsection will succeed in nding a detailed route for each net. In the case that it fails to nd a detailed route, we use a rip-up and reroute algorithm to reroute some of the existing routes one track at a time to make room for the route of the current net.
Suppose the global route for net n7 passes through channel c in which there are existing detailed routes of other nets as shown in Fig. 6(a) . Specically, the detailed route for net n7 is blocked by nets n1, n2, n3, and n4 in track 1 , b y net n5 in track 3, and by net n6 in track 2 . W e examine the tracks in the channel one at a time and shall rip-up and reroute all detailed routes which existed in the track. Let t1 be the track under consideration. We route the blocked net in track t1 and then try to reroute all detailed routes which existed in track t1. I f w e succeed in rerouting all these nets we then return to the rst phase for the next net. Otherwise, we consider the next track in the channel until either rerouting is successful in some track or it fails in all tracks. In the latter case, the global route of the net under consideration is modied and the rst phase of our routing algorithm is repeated. We n o w consider the problem of rerouting the detailed routes that existed in track t1. I f w e w ant to reroute all the nets in track 2 for the example in Fig. 6 , then the answer is no, since it is impossible to reroute the detailed route of net n6 in track 1 and track 3. So is the case when we try to reroute all the nets in track 3 . H o w ever, if we try to reroute the nets in track 1 , w e can reroute the nets n1, n2, n3, and n4 in track s 2 a n d 3 a s s h o wn in Fig. 6(b) . Therefore, track 1 can be used to route the blocked net n7.
Formally speaking, let < denote the set of detailed routes in track t1 of channel c, n o t w o of them overlap. Let U denote the set of unused wire segments in channel c. W e w ant to know if there is a way to reroute the nets in < using the unused wire segments in U. First of all, our algorithm labels the detailed routes in < from left to right a s l 1 , l 2 , : : : , l j<j . F or each detailed route in <, s a y l m , w e use Li(m) t o denote the leftmost unused wire segment in track i whose span overlaps with that of lm and Ri(m) to denote the rightmost unused wire segment in track i whose span overlaps with that of lm. F or example, in Fig. 6(b Fig. 6(b) , we cannot reroute net 2 in track 2, if there is no turning switch b e t w een the intersection of the middle track in one of the two v ertical channels and track 2 in the horizontal channel. Therefore, a m+1 i will be 1 for all such tracks. We use Vm+1 to denote the set of tracks which are candidates for the rerouting of lm+1. Given an availability v ector for lm, ( The fourth constraint is imposed based on this observation.
The last constraint states that if track i is not in Vm+1, then it is impossible to reroute lm+1 in track i. Note that there is only one availability v ector for l1, the ith coordinate of which is 0, if track i 2 V1, and the ith coordinate of which is 1, otherwise. Based on the relationship between the availability v ectors for lm and lm+1 and the availability vector for l1, w e can compute all the availability v ectors for li, for each i, 2 i j<j. Note that if all the availability vectors are (1; 1; : : : ; 1) for some li , then it is impossible to reroute < using U. Otherwise, if there is a zero entry in any of the availability v ectors for l j<j , t h e n a w a y to reroute each li, 1 i j<j, i n < using U can be found by tracing back the computation of that availability v ector. , which is the number of binary sequence of length t with t 2 ones. If we do not use the data structure tries, the storage size will be t t t 2
. H o w ever, when a trie is used the storage is at most 2 + 4 + : : :+ 2 t = 2 t +1 2.
Experimental results
Our algorithm was implemented in the C language and executed on a SPARC-10 station. The program was used to route ve industrial circuits used in [3, 9] . Each track i s segmented such that the number of segments of length l is proportional to 1 l , where l is a power of 2. Segments in each track are arranged in a random manner so that there is no bias on the distribution of routing resource. The rst circuit, BUS CNTL, is a bus controller. Let k be the number of turning switches allocated to the horizontal segments and vertical segments at the intersection of a horizontal channel a n d a v ertical channel. For each of the cases in which the number of tracks in a channel is 11, 12, 13, and 14, we determined the minimum value of k such that our algorithm produces a 100% completion routing solution. Two dierent w a ys to allocate these k turning switches are used in our experiments. One is to randomly generate the positions of these k turning switches such that routing resource is spread evenly without any bias. Fig. 7(c) shows an example of a random arrangement, where the number of tracks in each channel is 6 and k = 3. Results corresponding to such an allocation of turning switches are shown in the second column of Table 2 . The other way is to arrange consecutive locations for the k turning switches in each r o w with an oset of one column between adjacent r o ws. Fig. 8 shows such a n arrangement when the number of tracks is 6 and k = 3. Results corresponding to such an allocation of turning switches are shown in the third column of Table 2 . Note that the experiments show that the arrangement illustrated in Fig. 8 has better routability than the random arrangement. Further justication is needed. BUS CNTL was routed on an array o f 1 3 12 blocks with 151 nets, or 392 equivalent two-terminal nets. The routing result in [3] used a total of 1616 active switches in the connecting paths. In [9] , fewer than 1170 are used in all these instances. The results in [9] and [3] for BUS CNTL are summarized in Table 1 . In our case, we further reduce the number of switches used. Note that in [3] , the channel density of the global route is used a s a l o w er bound on the number of tracks required in their algorithm. Their algorithm achieves the lower bound in two benchmark circuits and uses at most two more tracks than the lower bound in the other three circuits. However, in our routing architecture, given a global route, the channel density is usually a loose lower bound of the number of tracks required in each c hannel. Consider the example in Fig. 7 . Given the global route in 7(a), if we use the routing architecture in [3] , then 6 tracks are enough as shown in 7(b). However, for our routing architecture, 7 tracks are required since each net needs a horizontal wire segment in order to pass through the intersection of the horizontal channel and the vertical channel. Based on this observation, we analyzed the same given global route used in [9] and found that the minimum number of tracks required is at least 11 in our architecture, which w as achieved using our algorithm. The number of tracks used in [3] is 10, one more than the channel density. The number of tracks for the architecture in [9] is at least 12. It should be emphasized that the minimum value of k for achieving a 100% completion routing solution decreases dramatically in our architecture. This is due to the increase in routability b y the introduction of the continuing switches. The total numbers of ripped up and rerouted nets are only 5, 1, 3, and 0, respectively. Therefore, most of the routing is done by our router in Section 2.1 and only in very rare case the rip-up and reroute algorithm is used to resolve the conict. For the other four circuits, we used the same number of tracks as in [9] and found the corresponding minimum value of k in order to achieve a 100% completion routing solution. Results for a random allocation of turning switches are shown in the third column of Table 3 and results for the \o-set" allocation of turning switches as illustrated in Fig.  8 are shown in the fourth column which indicates a slight improvement in routability. Compared with the results of [9] , the dramatic reduction in the values of k demonstrates again that our architecture has much better routability than that proposed in [9] . Also, the number of active switches in the routing solution is substantially smaller than that in [3] . The algorithm is very ecient. It took less than 7 seconds for each circuit. The results are summarized in Table 3 and 4.
Conclusion
We h a v e proposed a new two-dimensional FPGA/FPIC routing architecture which has better routability and uses fewer active programmable switches than the architecture proposed in [9] . An eective routing algorithm is developed based on the characteristics of the routing architecture. The rip-up and reroute phase of this algorithm can also be used to solve Actel row-based channel routing problem. Experimental results show that the routing architecture is exible and the routing algorithm performs well. It is interesting to note that our rip-up and reroute algorithm for two-dimensional FPGA/ FPIC routing architecture can be also used as a heuristic method to solve Actel row-based channel routing problem. First of all, we use the left edge algorithm [7] to divide the 2-terminal nets into d groups, where d is the density of these 2-terminal nets. We then process the 2-terminal nets in one group at a time during which w e use our rip-up and reroute algorithm described in Section 2.2 to assign these 2-terminal nets to tracks subject to the constraint that no two nets can share the same wire segment. Recent i n v estigation [10] found that this track assignment problem for non-overlapping nets can be done in linear time.
